

Intel[®] IXDP465 Development Platform

Quick Start Guide

August 2005

Order Number: 305825, Revision: 003 August 2005



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

BunnyPeople, CablePort, Celeron, Chips, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantlP, Intel, Intel Centrino, Intel Centrino logo, Intel logo, Intel 386, Intel 486, Intel 486, Intel 740, Intel DX2, Intel DX4, Intel SX2, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, TokenExpress, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright @ 2005, Intel Corporation



1.0	Purpose	5
2.0	Applicable Documents and Revisions	5
3.0	Known Issues	6
4.0	Inspection	6
5.0	Intel [®] IXDP465 Development Platform Overview	7
	5.1 Emulation with the Intel [®] IXDP465 Development Platform	
6.0	Default Switch Settings	10
7.0	Default Jumper Settings	13
	7.1 Intel [®] IXDP465 Baseboard Jumpers	13
	7.2 Intel® IXP465 Network Processor/DDR Module Jumpers	
	7.3 Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumpers	18
8.0	LCD Display and LED Indicators	19
9.0	Preparing the Platform for Initial Use	22
10.0	Starting the Platform	22
11.0	Operating the Platform	23
12.0	Technical Support	23
Fig	jures	
1	Photo of IXDP465 Development Platform Setup for Quick Start Operation	8
2	MAC Address Label	
3	Intel® IXDP465 Development Platform Switch Locations	
4	Intel® IXDP465 Baseboard Jumper Locations	
5 6	Intel [®] IXP465 Network Processor/DDR Module Jumper LocationsIntel [®] IXPETM465 Ethernet PHY Mezzanine Card Jumper Locations	17 10
7	Intel® IXDP465 Development Platform LED Locations	
8	LCD Display for Wind River* VxWorks* Bootloader	
_	1	



Tables

1	Reference Documents	5
2	Fuse Bit Settings for Network Processor Emulation	
3	Intel® IXDP465 Development Platform Switch Descriptions and Default Settings	. 11
	Intel® IXDP465 Baseboard Jumper Descriptions and Default Settings	
5	Intel® IXP465 Network Processor/DDR Module Jumper Descriptions and Default Settings	. 16
6	Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumper Descriptions and Default Settings	. 18
7	Intel® IXDP465 Development Platform LED Descriptions and Default Settings	
8	UART Communications Configuration	

Revision History

Date	Revision	Description
August 2005	003	Updates for this release include: Table 5 and Table 7: updated core voltage references from 1.4 V to 1.5 V for Intel® IXP465 at 667 MHz. Added Figure 2 describing MAC Address Labels. Table 7 and Figure 7: corrected typos for +1.8 V Power LED to make it match the silkscreen.
May 2005	002	Updates for this release include: Added paragraph about using zoom feature to read PDF in Section 1.0. (SCR 4282) Added references to Intel® IXDP465 Development Platform Specification Update. Added detail to procedure in Section 4.0. Added Section 5.1, "Emulation with the Intel® IXDP465 Development Platform" on page 9. Clarified default settings for J127 and J128 in Table 4. (SCR 4280) Added info about updating flash memory to Section 11.0. (SCR 4281) Updated Figures 1-6, replacing line art with board photos.
April 2005	001	Initial release of this document.



1.0 Purpose

This document, the *Intel*[®] *IXDP465 Development Platform Quick Start Guide*, contains instructions for unpacking, inspecting, setting up, and starting the Intel[®] IXDP465 Development Platform.

Before the IXDP465 platform is powered up for the first time, it is very important to first become familiar with the platform. Therefore, Section 5.0 through Section 8.0 provide the required information for powering up the platform for first time use. These sections provide the following information:

- Photo of the IXDP465 platform setup for Quick Start operation, showing the location of factory-installed mezzanine modules and location of key interfaces to assist with connection of console, Ethernet, and power cables.
- Factory default settings of all switches and jumpers, allowing the user to ensure they were not
 accidentally changed during transport, or repositioned by a previous platform user.
- Location and definitions of the LCD display and all the platform LEDs, so that they can be visually monitored for proper power-up and booting.

Instructions for preparing and starting the IXDP465 platform begin in Section 9.0.

Note:

It is *highly* recommended that a printout of this entire Quick Start Guide is obtained prior to preparing and powering up the platform for the first time. All tables in this Quick Start Guide include checkboxes so that items in the printout can be checked off to insure that all platform switches, jumpers, and LEDs operate in their default state, which will ensure a successful first-time bootup of the platform.

Use the Zoom feature in Adobe* Reader* to optimize viewing of the figure details contained in this document, for example, the switch and jumper locations on the IXDP465 platform.

Note:

If any deviations from the factory default settings of this Quick Start Guide are planned, or for more detailed information about this platform, including design definition of all boards, mezzanine cards, platform components, optional modules, optional switch and jumper settings, and overall development capabilities, please see the *Intel*[®] *IXDP465 Development Platform User's Guide*.

2.0 Applicable Documents and Revisions

The documents referenced below may be obtained online unless noted otherwise.

Table 1. Reference Documents (Sheet 1 of 2)

Title	Document Number	Location
Intel® IXDP465 Development Platform User's Guide	306462	Documentation Web Page [†]
Intel® IXDP465 Development Platform Specification Update	306509	Intel Representative
Intel® IXDP465 Development Platform Documentation Kit	N/A	Documentation Web Page [†]

[†] This document is available at: http://www.intel.com/design/network/products/npfamily/docs/ixp4xx.htm

^{††} This document is available at: http://www.intel.com/design/network/products/npfamily/ixp425swr1.htm



Table 1. Reference Documents (Sheet 2 of 2)

Title	Document Number	Location
Intel® IXP4XX Product Line of Network Processors Specification Update	306428	Intel Representative
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet	306261	Documentation Web Page [†]
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual	306262	Documentation Web Page [†]
Intel® IXP400 Software Release - Software Release Notes	N/A	Software Web Page ^{††}
Intel® IXP400 Software - Software Specification Update	273795	Documentation Web Page [†]
Intel® IXP400 Software Programmer's Guide	252539	Documentation Web Page [†]

[†] This document is available at: http://www.intel.com/design/network/products/npfamily/docs/ixp4xx.htm

3.0 Known Issues

Known issues are described in the following documents:

- Silicon errata: Intel® IXP4XX Product Line of Network Processors Specification Update
- Software errata: Intel® IXP400 Software Specification Update
- Platform errata: Intel® IXDP465 Development Platform Specification Update

4.0 Inspection

Before the contents of the box are unpacked, ensure that all precautions are observed prior to removing Electrostatic Sensitive Device (ESD) assemblies from their protective packaging.

Unpack the contents of the box. After all the components are unpacked, verify that all the items listed in the packing list are present. The packing list is included in the STOP Readme First document shipped with the kit. If any item is missing, refer to Section 12.0, "Technical Support" for instructions.

After verifying all items are present:

- Inspect each item for any visible damage.
- Inspect the cable connectors to ensure that none of the pins are bent or damaged.
- Inspect the overall platform assembly to ensure that all mezzanine cards (modules) are
 properly seated. This can be done by first ensuring that all four 5/8 inch standoffs and nuts on
 each corner of the mezzanine cards are not loose. If they appear loose either due to shipping or
 previous handling, then they need to be re-seated per the following procedure:
 - a. Remove all four nuts, by hand-turning them in a counter-clockwise direction as viewed from the top of the assembly.
 - b. Ensure that all four 5/8 inch standoffs are tight, by hand-turning each of them in a clockwise direction while the mezzanine card is still plugged in.

^{††} This document is available at: http://www.intel.com/design/network/products/npfamily/ixp425swr1.htm



c. Re-seat the mezzanine card into the connector by applying finger pressure from one hand to the top-side of the mezzanine card directly over the connector while applying finger pressure from your other hand to the bottom-side of the base platform directly under the connector.

Caution: Make sure that your fingers on both hands **do not** press against installed components on the assembly.

- d. Verify that the mezzanine card is properly re-seated, by visually confirming there are no gaps between the connectors and no gaps between the four standoffs and the mezzanine card.
- e. Replace all four nuts, by hand-turning and tightening them in a clockwise direction.

If any item is damaged or missing, refer to Section 12.0, "Technical Support" for instructions.

Note:

A set of extra jumpers is included with the kit. These jumpers are not required for default operation of the platform as described in this manual. The extra jumpers are provided for any deviations from the factory default settings which may be required to support optional platform configurations.

5.0 Intel® IXDP465 Development Platform Overview

The IXDP465 platform is used for development with the Intel[®] IXP46X Product Line of Network Processors, and consists of:

- one Intel[®] IXDP465 development platform baseboard
- one Intel[®] IXP465 Network Processor/DDR module (defaulted to 533 MHz operation)
- one Intel® IXPETM465 MII Ethernet PHY mezzanine card

Both the Intel[®] IXP465 Network Processor/DDR Module and the Intel[®] IXPETM465 MII Ethernet PHY mezzanine card plug into the baseboard. These three separate card assemblies are shipped pre-assembled by the factory and should appear per the photo as shown in Figure 1 on page 8. The IXDP465 platform also ships with a Intel[®] PRO/100+ Adapter (packaged separately).

Figure 1 represents the top side view of IXDP465 platform setup and shows all key interfaces and components. This figure should be compared against the platform that was contained in the box, so that familiarity is gained of all key platform components. The platform should also be viewed from the back side, to observe all provisions for optional mezzanine cards, but if more data is required, please see the *Intel*[®] *IXDP465 Development Platform User's Guide*.

Figure 1 should also be referenced while preparing the platform for initial use per Section 9.0, to use as a visual aid to validating proper setup of the IXDP465 platform for Quick Start operation.



Figure 1. Photo of IXDP465 Development Platform Setup for Quick Start Operation





Figure 1 shows the factory default installation of the MII Ethernet PHY mezzanine card plugged into the MII-0 NPE-B position. As a result, the six NPE MAC address labels on the top side of the IXDP465 baseboard are not visible because they are underneath the MII Ethernet card. Figure 2 illustrates the location and identification of the six labels which are positioned next to the multi-pack MII interfaces. If MAC addresses are required for development, the MII Ethernet card must be temporarily removed to view the MAC address labels.



Figure 2. MAC Address Labels



5.1 Emulation with the Intel® IXDP465 Development Platform

The Intel[®] IXDP465 Development Platform can be used for development of products using the Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors. Although the IXDP465 platform is shipped with a fully-featured Intel[®] IXP465 Network Processor operating at 533 MHz, the platform can also be used to develop products that require either an Intel[®] IXP460 Network Processor or an Intel[®] IXP455 Network Processor. These processors support subsets of the IXP465 processor's features, therefore software can be used to disable certain features on the IXP465 to emulate the IXP460 and IXP455 processors.

Emulation is accomplished by accessing the EXP_UNIT_FUSE_RESET register via software and writing a 1 to the fuse bit number that corresponds to the feature to be disabled. For a full description of this register, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual.

Table 2 shows the default fuse bit settings for the fully-featured IXP465 network processor. Other rows in the table show the fuse bit settings which can disable a feature to emulate IXP460 or IXP455 network processor operation.



Table 2. Fuse Bit Settings for Network Processor Emulation

		Features of Intel [®] IXP45X and Intel [®] IXP46X Product Line of Network Processors																		
Processor	ECC/1588	PCI	NPE-C (crypto)	NPE-B (no crypto)	NPE-A (WAN)	Ethernet C (crypto)	Ethernet B (no crypto)	UTOPIA	этан/вѕн	Hash/AES/DES	UDC (USB Device)	RCOMP_disable	Core speed	Core speed	RSA	Ethernet B [1-3]	Ethernet A	USB Host	UCP (phy_limit[1])	UCP (phy_limit[0])
Intel [®] IXP465 (533 MHz)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Intel [®] IXP460 (533 MHz)	0	0	0	0	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0	0
Intel [®] IXP455 (533 MHz)	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Fuse Bit Number [†] 23 22 21 20 19 18 17 16 13 10 9 8 7 6 5 4 3 2 1 0																				
† Available to softwar	e via	EXP.	_UNI	T_FL	JSE_	RESI	ET re	giste	r.											

6.0 Default Switch Settings

This section describes the factory default settings of all platform switches, to ensure they were not accidentally changed during transport, or repositioned by a previous user of the platform.

The IXDP465 platform has all switches located on the top-side of the entire assembly. Figure 3 on page 12 identifies the exact location of all switches, clustered into two different areas, one for GPIO LED Switches and one for Expansion Bus Address Strap Switches.

- The GPIO LED Switches (SW1, SW2) allow the choice of connecting any of the 16 GPIO signals to a LED, which can be useful for development purposes. Each GPIO has a green LED indicator attached to it, which when illuminated, indicates a "low" state. A switch is placed on each LED to allow the LED to be disconnected from the GPIO and reduce loading. See Figure 3 on page 12 for the DIP Switch locations. Although the factory default setting for these switches is "LED Illuminated," these 16 switches can be set to other settings if desired.
- The Expansion Bus Address Strap switches (SW3, SW4, SW5) allows the choice of either floating, or a 1 K pull-down resistor on each of the 24 expansion bus address lines. If set to floating, then a weak internal pull-up resistor in the IXP465 network processor controls the strap value. For operation as defined in this guide, ensure that all switches are set as shown in Figure 3.

All platform switches are summarized in Table 3, which provides a high-level description of each switch and their factory default settings, all of which must be checked prior to powering up the platform for the first time.




Intel® IXDP465 Development Platform Switch Descriptions and Default Settings Table 3.

Board Location (See Figure 3)	Ref ID	Switch Description	Default Settings	Quick Start Check?
GPIO LED Switches	SW1	elect individual LED illumination ettings of all odd GPIO signals All odd GPIO illuminated. Switch in ON position.		
GPIO LED Switches	SW2	Select individual LED illumination settings of all even GPIO signals All even GPIO illuminated. Switch in ON position.		
Expansion Bus Address Strap Switches	SW3	Select floating or pull down straps for EX_ADDR[8:1] signals	All EX_ADDR floating. Switch in OFF position.	
Expansion Bus Address Strap Switches	I Select tigating or built gown strans I all Ex all like tigating I			
Expansion Bus Address Strap Switches	Strap SW5 Select floating or pull down straps All EX_ADDR floating.			



Figure 3. Intel[®] IXDP465 Development Platform Switch Locations





7.0 Default Jumper Settings

This section defines the factory default settings for all IXDP465 platform jumpers, to ensure they were not accidentally changed during transport, or repositioned by a previous user of the platform. The jumper settings are discussed in the following sections:

- "Intel® IXDP465 Baseboard Jumpers" on page 13
- "Intel® IXP465 Network Processor/DDR Module Jumpers" on page 16
- "Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumpers" on page 18

Each section contains a jumper summary table which provides a high-level description of each jumper and their factory default settings, all of which must be checked prior to powering up the platform for the first time.

7.1 Intel® IXDP465 Baseboard Jumpers

The Intel[®] IXDP465 baseboard jumpers are located on the top-side of the platform assembly as shown in Figure 4. This figure illustrates the exact location of these jumpers clustered into three different detailed views, along with their default settings.

Table 4. Intel® IXDP465 Baseboard Jumper Descriptions and Default Settings (Sheet 1 of 2)

Board Location (See Figure 4)	Ref ID	Jumper Description for Installed State	Default Settings	Quick Start Check?
WRITE	JP126	Disables write protection of the I2C EEPROM device.	Installed.	
A24	JP127	EX_ADDR24 jumper used in conjunction with JP128 to partition and access the flash device in any of four sections. • For RedHat* RedBoot*, install both JP127 and JP128. • For Wind River* VxWorks*, install JP127 only.	Installed.	
A23	JP128	EX_ADDR23 jumper used in conjunction with JP127 to partition and access the flash device in any of four sections. • For RedHat* RedBoot*, install both JP127 and JP128. • For Wind River* VxWorks*, install JP127 only.	Installed.	
MII/SMII/UTOPIA: SMII	JP1	Connects SMII-specific shared NPE signals to the SMII multi-port PHY	Not installed.	
MII/SMII/UTOPIA: ETH A	JP2	Connects ETH A-specific shared NPE signals to the NPE A mezzanine card	Installed.	
MII/SMII/UTOPIA: UTOPIA	JP3	Connects UTOPIA-specific NPE signals to the UTOPIA mezzanine card	Not installed.	




Table 4. Intel® IXDP465 Baseboard Jumper Descriptions and Default Settings (Sheet 2 of 2)

Board Location (See Figure 4)	Ref ID	Jumper Description for Installed State	Default Settings	Quick Start Check?
MII/SMII/UTOPIA: ETH B	JP4	Connects ETH B-specific shared NPE signals to the NPE B mezzanine card	Installed.	
MII/SMII/UTOPIA: ETH C	JP65 JP95	Connects ETH C-specific shared NPE signals to the NPE C mezzanine card	Installed. Installed.	
MII/SMII/UTOPIA	JP9 JP11	Connects a 33 MHz signal on both UTP_OP_CLK and UTP_IP_CLK	Not installed. Not installed.	



Intel[®] IXDP465 Baseboard Jumper Locations Figure 4.





7.2 Intel® IXP465 Network Processor/DDR Module Jumpers

Figure 5 identifies the jumper locations and Table 5 describes the jumper settings for the Intel[®] IXP465 Network Processor/DDR module.


Table 5. Intel[®] IXP465 Network Processor/DDR Module Jumper Descriptions and Default Settings

Board Location (See Figure 5)	Ref ID	Jumper Description for Installed State	Default Settings	Quick Start Check?
SCL	P4	Selects I2C pin, instead of GPIO	Shunt 1-2.	
SDA	P2	Selects I2C pin, instead of GPIO	Shunt 1-2.	
IXP 3.3V	JP45	Enables monitoring of +3.3V current	Not installed.	
XTAL OUT	JP50	Reserved	Not installed.	
XTAL IN	JP49	Reserved	Not installed.	
BYPSSCLK	JP41	Connects oscillator to OSC_IN	Installed.	
REFCLK	JP1	Enables Spreadspectrum clock reference	Not installed.	
SSCLK	JP2	Connects Spreadspectrum clock to OSC_IN	Not installed.	
ENSSCLK	JP44	Enables Spreadspectrum clock output	Not installed.	
IXP COREV	JP47	Enables monitoring of +1.3V/+1.5V current	Not installed.	
667 MHz	JP48	Enables selection of +1.3V as core voltage, instead of +1.5V as required for 667 MHz operation	Installed.	
IXP 2.5V	JP46	Enables monitoring of +2.5V current	Not installed.	

1



Intel® IXP465 Network Processor/DDR Module Jumper Locations Figure 5.





7.3 Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumpers

Figure 6 identifies the jumper locations and Table 6 describes the jumper settings for the Ethernet card.

Table 6. Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumper Descriptions and Default Settings

Board Location (See Figure 6)	Ref ID	Jumper Description for Installed State	Default Settings	Quick Start Check?
GND	JP1	GND	GND Not installed.	
GND	JP3	GND	Not installed.	
A0	JP2	PHY Address A0 for MII-0 NPE-B Ethernet mezzanine slot	Shunt 2-3.	
A1	JP5	PHY Address A1 for MII-0 NPE-B Ethernet mezzanine slot	Shunt 2-3.	
A2	JP6	PHY Address A2 for MII-0 NPE-B Ethernet mezzanine slot	Shunt 2-3.	
A3	JP7	PHY Address A3 for MII-0 NPE-B Ethernet mezzanine slot	Shunt 2-3.	
A4	JP8	PHY Address A4 for MII-0 NPE-B Ethernet mezzanine slot	Shunt 2-3.	
GND	JP4	GND	Not installed.	






Figure 6. Intel® IXPETM465 Ethernet PHY Mezzanine Card Jumper Locations

8.0 LCD Display and LED Indicators

This section provides an overview of the LCD display, and also defines the locations, colors, and definitions of all LEDs, so that they can be visually monitored for proper power-up and booting.

The IXDP465 platform provides a 2 x16-digit LCD display that can be used for software debug. The IXP465 Expansion Data Bus directly drives this display. When booting the factory-installed boot images for either Wind River* VxWorks* or RedHat* RedBoot*, this LCD display can be monitored for visual indication of a successful boot, as described in Section 10.0 of this guide.

The IXDP465 platform also uses many LEDs scattered throughout the different board assemblies, each of which provides a different visual indication of status, as summarized in Table 7. After powering up the platform for the first time, all of the default settings must be checked to ensure correct operation.




Figure 7 on page 21 shows the exact locations for all LEDs on the IXDP465 platform, per the descriptions and colors summarized in Table 7.

Table 7. Intel[®] IXDP465 Development Platform LED Descriptions and Default Settings

Board Location (See Figure 7)	LED Indication when ON	Color	Default Settings	Quick Start Check
Power LED: +12V	+12V power is on	Green	ON	
Power LED: +5V	+5V power is on	Green	ON	
Power LED: -12V	-12V power is on	Green	ON	
Power LED: +3.3V	+3.3V power is on	Green	ON	
Power LED: +1.8V	+1.8V power is on	Green	ON	
PCI LED: Option	PCI operating as option	Green	OFF	
PCI LED: 66 MHz	PCI operating at 66 MHz	Green	ON	
PCI LED: 33 MHz	PCI operating at 33 MHz	Green	OFF	
PCI LED: Host	PCI operating as host	Green	ON	
CPU Power LED: Reset	IXP465 system is in reset	Green	OFF	
CPU Power LED: 3.3V	+3.3V power is applied to IXP465	Green	ON	
CPU Power LED: 2.5V	+2.5V power is applied to IXP465	Green	ON	
CPU Power LED: COREV	+1.3V/+1.5V power is applied to IXP465	Green	ON	
GPIO LEDs: GPIO 0 - GPIO 15	GPIO[15:0] driven low	Green	ON	
GPIO LEDs: Power LED	+2.5V power is on	Green	ON	
FLASH STATUS	Flash device is being programmed	Yellow	OFF	



Intel® IXDP465 Development Platform LED Locations Figure 7.





9.0 Preparing the Platform for Initial Use

After unpacking the board and before powering on the board, the IXDP465 platform needs to be prepared for first time use.

To prepare the platform, follow these steps:

- 1. Verify that all default switch settings in Table 3 on page 11 are checked off.
- 2. Verify that all default jumper settings in Table 4 on page 13, Table 5 on page 16, and Table 6 on page 18 are checked off.
- 3. Confirm that either one of two boot options is selected, controlled by jumper(s) JP127 (A24) and JP128 (A23) as shown in Figure 4 on page 15.
 - For RedBoot, install both JP127 and JP128.
 - For VxWorks, install JP127 only.
- 4. Install the Intel[®] PRO/100+ Adapter into PCI slot 0. Connect the straight Ethernet cable provided with the IXDP465 platform and connect to a hub.

Note: An alternative option is to use a cross-over Ethernet cable between the Intel[®] PRO/100+ Adapter and the host system.

- 5. Connect the serial cable between COM1 on the host system:
 - to UART0 for Linux* developers
 - to UART1 for VxWorks* developers

Table 8 shows the UART serial communication values.

Table 8. UART Communications Configuration

Parameter	Linux* Value	VxWorks* Value
Port	UART0	UART1
Bits per Second	115,200	9,600
Data Bits	8	8
Parity	None	None
Stop Bit	1	1
Flow Control	None	None

10.0 Starting the Platform

To start the platform, follow these steps:

- 1. Verify that the power switch is in the OFF position on the Autec Power Systems* power supply provided with the IXDP465 platform.
- The power module plugs into the baseboard through a standard ATX 20-pin power supply connector (P1). Connect the ATX power supply cable to ATX connector on the IXDP465 platform.
- 3. Power on the board by flipping the black switch on the power supply.
- 4. Verify that all LED illuminations match the defaults settings listed in Table 7 on page 20.




5. Verify the board booted properly by checking the LCD display

• for RedBoot bootloader:

line 1 = RedBootline 2 = 0001

• for VxWorks bootloader: see Figure 8.

Figure 8. LCD Display for Wind River* VxWorks* Bootloader



11.0 Operating the Platform

The software release notes are intended to guide the user through software installation and setup of the host computer, and can be found at the following Web site:

http://www.intel.com/design/network/products/npfamily/ixp425swr1.htm

Note: You must register and login to download Intel software.

In the "Software Available" section of the above Web site, first click Register/Login, then select the latest current software release; for example, "Intel[®] IXP400 Software v2.0". Then click the link for the release notes; for example, "2.0 Release Notes".

Developers should continue by following the instructions in the software release notes.

Refer to the *Intel*[®] *IXDP465 Development Platform User's Guide* for detailed instructions on using the IXDP465 platform, including how to update the IXDP465 platform's flash memory.

12.0 Technical Support

If any of the contents are missing or if you have any questions, contact your local Intel representative.