

# TAN-062 Application Note

## Processing HDLC Messages

XRT86VL3x DS-1/E1 Framer + LIU Combo



## TABLE OF CONTENTS

1.0 INTRODUCTION	2
1.1 HDLC CONTROLLER	2
FIGURE 1. SIMPLIFIED BLOCK DIAGRAM OF THE HDLC CONTROLLER BLOCK	2
1.2 MULTIPLEXED ACCESS OF THE HDLC BUFFERS	3
FIGURE 2. MULTIPLEXED ACCESS OF THE HDLC MESSAGE CONTENTS	3
2.0 BIT ORIENTED SIGNALING	4
2.1 TRANSMITTING BOS MESSAGES	4
FIGURE 3. FLOW CHART FOR TRANSMITTING BOS MESSAGES	4
2.2 RECEIVING BOS MESSAGES	5
Figure 4. Flow Chart for Receiving BOS Messages	5
FIGURE 5. MESSAGE TYPE AND RXEOT DURING A BOS RECEPTION	5
3.0 MESSAGE ORIENTED SIGNALING	6
3.1 TRANSMITTING MOS MESSAGES	6
FIGURE 6. FLOW CHART FOR TRANSMITTING MOS MESSAGES	6
3.2 RECEIVING MOS MESSAGES	7
FIGURE 7. FLOW CHART FOR RECEIVING MOS MESSAGES	7
FIGURE 8. HDLC EVENT TIMING FOR RXEOT, RXIDLE, AND RXABORT	8
4.0 SLC-96 MESSAGE SIGNALING	9
4.1 TRANSMITTING SLC-96 MESSAGES	9
4.2 RECEIVING SLC-96 MESSAGES	9
5.0 HOW THE XRT86VL3X DETECTS MOS OR BOS SIMULTANEOUSLY 1	0
Figure 9.	10



#### **1.0 INTRODUCTION**

This document describes the process for transmitting and receiving HDLC messages that can be used as a reference. The main three topics are Message Oriented Signaling (MOS), Bit Oriented Signaling (BOS), and SLC-96. It is important to note that when transmitting or receiving a message throught the FDL bits, HDLC Controller 1 must be used. Also, this document assumes HDLC Controller 1 for all examples. For HDLC Controller 2 or HDLC Controller 3, see the full datasheet for more information.

#### 1.1 HDLC Controller

This document describes the process for transmitting and receiving HDLC messages that can be used as a reference. Figure 1. is a simplified block diagram of the HDLC Controller Block. For each channel, there are three independent HDLC Controllers. Each controller has two 96-byte buffers for the Transmit path and two 96-byte buffers for the Receive path. Therefore, there is total of twelve buffers per channel.




Channel N					
	Buffer 0	Buffer 1			
Transmit	96-Bytes	96-Bytes			
Receive	eive 96-Bytes 96-Bytes		HDLC1		
	Buffer 0	Buffer 1	_		
Transmit	96-Bytes	96-Bytes	HDLC2		
Receive	96-Bytes	96-Bytes			
	Buffer 0	Buffer 1	_		
Transmit	96-Bytes	96-Bytes			
Receive	96-Bytes	96-Bytes	HDLC3		



#### 1.2 Multiplexed Access of the HDLC Buffers

Each buffer has its own dedicated internal holding register. To access the contents of these buffers or to store messages, the XRT86VL3x utilizes a multiplexed access as shown in Figure 2. The buffers are broken down into Buffer 0 or Buffer 1. Register 0xn600 is used to Read or Write to Buffer 0 of the selected HDLC controller, while register 0xn700 is used to Read or Write to Buffer 1 of the selected HDLC controller. Although, each HDLC controller has its own dedicated register set for control, the message contents of only one controller can be accessed at one time through the microprocessor or DMA interface.

#### FIGURE 2. MULTIPLEXED ACCESS OF THE HDLC MESSAGE CONTENTS






#### 2.0 BIT ORIENTED SIGNALING

Although, the XRT86VL3x allows the user to send and receive BOS through designated D/E time slots, it's most commonly transmitted through the Facility Data Link (FDL) bits. This section describes the process of transmitting and receiving BOS through FDL.

#### 2.1 Transmitting BOS Messages

By default, the chip is configured to the FDL for message transmission. The flow chart below shows the process of transmitting a BOS message. The first step is to enable the TxEOT interrupt that will be used alert the system when transmission is complete. Next, read the TxBYTE count register to determine which buffer is available. Write the number of repetitions the BOS is to be transmitted into the TxBYTE count register. Store the message to be sent in the available buffer, and then enable the BOS message (write 0x00 to register 0xn113).

#### FIGURE 3. FLOW CHART FOR TRANSMITTING BOS MESSAGES






#### 2.2 Receiving BOS Messages

By default, the chip is configured to the FDL for message transmission. The flow chart below shows the process of receiving a BOS message. The first step is to enable the RxEOT and the RxIDLE interrupts. While servicing the interrupts, read bit 7 in register 0xnB06. If this bit is set to "0", then it's a BOS type message. The BOS type is searching the FDL for 0xFF followed by one byte with its LSB and MSB set to "0". If BOS, read the RxBYTE count register to determine which buffer is available and the number of repetitions. Read the available buffer one time to retrieve the message.

**Note:** To discard a message with the same value, use the AutoRx feature in register 0xn113.

#### FIGURE 4. FLOW CHART FOR RECEIVING BOS MESSAGES



#### FIGURE 5. MESSAGE TYPE AND RXEOT DURING A BOS RECEPTION

Message 🤇	11111111	X	0xxxxx0		
MSG TYPE Reg 0xnB06, Bit 7				-	_
RxEOT					_




#### 3.0 MESSAGE ORIENTED SIGNALING

Although, the XRT86VL3x allows the user to send and receive MOS through designated D/E time slots, it's most commonly transmitted through the Facility Data Link (FDL) bits. This section describes the process of transmitting and receiving MOS through FDL.

#### 3.1 Transmitting MOS Messages

By default, the chip is configured to the FDL for message transmission. The flow chart below shows the process of transmitting a MOS message. The differentiating feature of MOS is its ability to send large messages. When sending a message larger than 96-bytes, it is important to write the next available block of the message before the TxEOT occurs.

#### FIGURE 6. FLOW CHART FOR TRANSMITTING MOS MESSAGES






#### 3.2 Receiving MOS Messages

By default, the chip is configured to the FDL for message transmission. The flow chart below shows the process of receiving a MOS message. To differentiate between the end of a received message and when one buffer is merely full, use the RxIDLE interrupt. If the RxEOT occurs (with our RxIDLE), this means that the first buffer is full and needs to be serviced. If the RxEOT occurs with the RxIDLE flag, then it is the end of message. For RxABORT and event timing, see Figure 8.

**Note:** To discard a message with the same values, use the AutoRx feature in register 0xn113.

FIGURE 7. FLOW CHART FOR RECEIVING MOS MESSAGES





### FIGURE 8. HDLC EVENT TIMING FOR RXEOT, RXIDLE, AND RXABORT

Message RxEOT	(7E) 96-Bytes 4-Bytes 7E 7E 7E
RxIDLE	
	If FCS Error Is Present
FCS Error	
	Figure a. Receiving a 100-Byte Message
Message	7E     96-Bytes     7E     <
RxEOT	
RxIDLE	If FCS Error
FCS Error	Is Present
	Figure b. Receiving a 96-Byte Message
Message	7E 75-Bytes 7E 7E
RxEOT	
RxIDLE	
KADLE	If FCS Error Is Present
FCS Error	
	Figure c. Receiving a 75-Byte Message
	i
Message	7E MOS (Any Length) 7F 7F
RxABORT	
	Figure d. Receiving an Abort Sequence (7 Consecutive 1's)

## EXAR Experience Our Connectivity. REV. 1.00

#### 4.0 SLC-96 MESSAGE SIGNALING

Although, the XRT86VL3x allows the user to send and receive SLC-96 through designated D/ E time slots, it's most commonly transmitted through the Facility Data Link (FDL) bits. This section describes the process of transmitting and receiving SLC-96 through FDL.

#### 4.1 Transmitting SLC-96 Messages

By default, the chip is configured to the FDL for message transmission. The flow chart is the same as the process of transmitting a MOS message except for two distinguishing items. The first differentiating feature of SLC-96 is that it always contains 6-Bytes (with a pre-determined format). When sending a SLC-96 message, it is important to maintain the bytes order described below. This is NOT done automatically, the user must write the correct sequence inside the available buffer. The second differentiating item is that the user must specify SLC-96 while enabling the HDLC (register 0xn113, bit 7).

BYTE	5	4	3	2	2	0
1	0	1	1	1	0	0
2	C1	1	1	1	0	0
3	C7	C6	C5	C4	C3	C2
4	1	0	C11	C10	C9	C8
5	A2	A1	M3	M2	M1	0
6	0	1	S4	S3	S2	S1

#### TABLE 1: SLC-96 MESSAGE 6-BYTES

#### 4.2 Receiving SLC-96 Messages

By default, the chip is configured to the FDL for message transmission. The flow chart is the same as the process of receiving a MOS message except that the message will only be 6-bytes long.



#### 5.0 HOW THE XRT86VL3X DETECTS MOS OR BOS SIMULTANEOUSLY

The XRT86VL3x does not know which type of message is going to be received through the data link bits. It could be a MOS or BOS type. The following flow chart shows how the "Chip" searches for the incoming data link message.

FIGURE 9.

